- (19) Japan Patent Office (JP)
- (11) Publication Number: Japanese Patent Laid-Open No. H01-101519
- (43) Date of Publication: April 19, 1989
- (12) Laid-Open Disclosure Public Patent Bulletin (A)
- 5 (51) Int. Cl. 4 Identification Number JPO File Number G 02 F 1/133 327 7370-2H

Request of Examination: not made

The Number of Inventions: 1 (7 pages in total)

- (54) Title of the Invention: ACTIVE MATRIX SUBSTRATE
- 10 (21) Application Number: S62-258854
  - (22) Date of Filing: October 14, 1987
  - (72) Inventor: Hideto ISHIGURO

c/o Seiko Epson Corporation

3-3-5, Owa, Suwa-shi, Nagano, Japan

15 (71) Applicant: Seiko Epson Corporation

2-4-1 Nishi-Shinjuku, Shinjuku-ku, Tokyo, Japan

(74) Agent: Patent Attorney Tsutomu MOGAMI (and another)

Specification

20 1. Title of the Invention

Active Matrix Substrate

2. Scope of Claim

25

- 1. An active matrix substrate comprising a thin film transistor, a source wiring, a gate wiring, a pixel electrode, and an insulating film which insulates the source wiring and the gate wiring, characterized in that a portion of the source wiring which is made of the same material as the gate wiring is formed simultaneously with the gate wiring, and a bridge wiring which is made of the same material as the pixel electrode is formed simultaneously with the pixel electrode so as to make a connection between the portions of the source wiring.
- 30 2. An active matrix substrate according to Claim 1, wherein a portion of the

gate wiring which is made of the same material as the source wiring is formed simultaneously with the source wiring, and a bridge wiring which is made of the same material as the pixel electrode is formed simultaneously with the pixel electrode so as to make a connection between the portions of the gate wiring.

5 3. Detailed Description of the Invention

[Industrial Field of the Invention]

The present invention relates to an active matrix substrate used in active matrix liquid crystal displays, electrochromic displays, or the like.

[Prior Art]

10

15

20

25

30

In a conventional active matrix substrate, ITO, polycrystalline silicon containing impurities, or the like, is used as a wiring material, as shown in pp.196-199 of JAPAN DISPLAY '86, for example.

FIG. 3(a) is a top view of the conventional active matrix substrate. FIG. 3(b) is a cross-sectional view taken along the line BB' in FIG. 3(a). Also, the top views of a part of the manufacturing process for the conventional active matrix substrate are shown in FIGS. 4(a)-(d), and the cross-sectional views are shown in FIGS. 4(a')-(d').

FIGS. 4(a) and 4(a') are figures showing a channel region 405, a source region 406, a drain region 407, and a gate insulating film 409 of a thin film transistor formed over a base insulating film 411. FIGS. 4(b) and 4(b') show a formation of a gate electrode and a gate wiring 401. FIGS. 4(c) and 4(c') show a formation of an insulating film 410 which insulates the gate wiring 401 and a source wiring 402 from each other, and a formation of contact holes 408 in a prescribed position to connect the source region 406 of the thin film transistor with the source wiring 401 and to connect the drain region 407 of the thin film transistor with a pixel electrode 404. Further, FIGS. 4(d) and 4(d') show a formation of the source wiring 402 and the pixel electrode 404, which accordingly provides a structure of the conventional active matrix substrate.

As is clear from the above steps, it is necessary for a thin film for a wiring to be formed twice and a photo etching step to be performed twice in a wiring method of the conventional active matrix substrate.

[Problem to be Solved by the Invention]

The above described ITO or the like which is the conventional wiring material has a high specific resistance of 300  $\mu\Omega$ cm, so that, in light of signal delay or the like, the limit in size of the screen in which ITO or the like can be used as a wiring material is approximately 10 cm, and larger screen size than that is impossible to be realized. Therefore, in order to realize a screen size larger than the above described screen size, a wiring made of a wiring material with lower resistance is essential. However, in case of changing the material for wiring without changing the conventional wiring and structure, because of the material differences between the source wiring and pixel electrode, the number of formations of a thin film and the number of performances of photo etching increase one time each, which makes the manufacturing process very complicated.

The present invention solves the foregoing problems, and it is an object to provide a larger active matrix substrate with high reliability.

# [Means for Solving the Problem]

An active matrix substrate of the present invention which comprises a thin film transistor, a source wiring, a gate wiring, a pixel electrode, and an insulating film which insulates the source wiring and the gate wiring, is characterized in that it comprises either a portion of the source wiring which is made of the same material as and formed simultaneously with the gate wiring and a bridge wiring which is made of the same material as and formed simultaneously with the pixel electrode so as to make a connection between the portions of the source wiring, or a portion of the gate wiring which is made of the same material as and formed simultaneously with the source wiring and a bridge wiring which is made of the same material as and formed simultaneously with the pixel electrode so as to make a connection between the portions of the gate wiring.

### [Embodiment]

5

10

15

20

25

30

Hereinafter, the present invention is described in detail based on embodiments. Embodiment 1

FIG. 1 is a top view of one example of an active matrix substrate of the present invention. It is characterized in that a crossing portion of a source wiring 102 and a

gate wiring 101 is being bridged by a bridge wiring 103. FIG. 2 shows a cross-sectional view along the line AA' in FIG. 1.

5

10

15

20

25

30

An embodiment of the present invention is further detailed in process sequence with the use of FIGS. 5(a)-(d) being top views and FIGS. 5(a')-(d') being cross-sectional views. First, as shown in FIGS. 5(a) and 5(a'), a clean base insulting film 511 comprising silicon dioxide, silicon nitride, or the like, is formed over an insulating substrate made of glass, quartz, sapphire, or the like. Either a polycrystalline silicon film or an amorphous silicon film at a thickness of approximately 1500Å to 3000Å which contains impurities to be donors or accepters is formed over the base insulting film 511 in a predetermined configuration. Further, over that film, a thin film comprising either polycrystalline silicon or amorphous silicon at a thickness of 100Å to 500Å which does not contain the impurities is formed in a predetermined configuration. The formations of a channel region 505, a source region 506, and a drain region 507 of a thin film transistor are achieved through this process. Over them, an insulating film comprising silicon dioxide, silicon nitride, or the like is formed at a thickness of approximately 500Å to 3000Å, to be a gate insulating film 509.

Next, as shown in FIGS. 5(b) and 5(b'), a thin film at a thickness of approximately 1000Å to 7000Å is formed with the use of low resistance material such as aluminum, molybdenum, tungsten, tantalum, niobium, titanium and silicide thereof, various alloy, or superconducting material, in a predetermined configuration, to be a gate wiring 501 and a source wiring 502. It is noteworthy here that a source wiring is not formed at the crossing portion of the gate wiring and the source wiring. The adoption of this structure enables the gate wiring and most part of the source wiring to be formed simultaneously.

Next, as shown in FIGS. 5(c) and 5(c'), an insulating film 510 made of silicon dioxide, silicon nitride, or the like, which doubles as an insulating film which insulates a source wiring and a gate wiring from each other, and as a passivation film which protects a thin film transistor, is formed at a thickness of approximately 3000Å to 10000Å, and contact holes 508 are formed in a predetermined configuration as shown in the figures.

Next, as shown in FIGS. 5(d) and 5(d'), an ITO film is formed in a predetermined configuration, and a pixel transparent electrode 504 and a bridge wiring 503 which bridges the source wirings at the crossing portion of the gate wiring and the source wiring are obtained. Also, through this process, contact is made between the source wiring 501 and the source region 506, and between the pixel electrode 504 and the drain region 507.

One example of an active matrix in accordance with the present invention is made through the above described process.

#### Embodiment 2

5

10

15

25

30

In the previous embodiment, the source wirings are bridged; however, it is also possible to bridge the gate wirings, which is shown in FIGS. 6(a)-(c).

After forming a channel region 605, a source region 606, and a drain region 607 of a thin film transistor, an insulating film is formed, and then a source wiring 602 and most part of a gate wiring 601 are formed with the use of the similar low resistance material as in the previous embodiment. In such case, a gate wiring at a crossing portion of the source wiring and the gate wiring is not formed. An insulating film is formed, and then, after the formation of contact holes 608, a gate wiring 603 is simultaneously formed with a pixel electrode 604 and a wiring 613 which connects the source region 606 of the thin film transistor and the source wiring 602.

# 20 [Effect of the Invention]

As described above, according to the present invention, lower resistance of a gate wiring and a source wiring can be achieved without increasing the number of steps at all from that of the prior art, and thereby, the following effects are obtained.

- a. As a result of achieving a lower resistance gate wiring, the number of pixels can be increased because of the reduction in switching time of the thin film transistor, which allows the screen size to be larger.
- b. As a result of achieving a lower resistance source wiring, because the time to write pixels can be reduced, same effect as a. can be obtained.
- c. Because it is possible to make the wiring narrower, a parasitic capacitance including a capacitance between the gate wiring and the source wiring can be made

lower. Parasitic capacitance between them is one of the factors dropping the switching speed of the transistor. Thus, if the parasitic capacitance can be made lower by the present invention, the speed of the transistor can be increased, which provides the same effect as a.

- d. Because it is possible to make the wiring narrower, an aperture ratio of the pixel can be increased, so that brighter image can be obtained.
  - e. In case the wiring is simply made of a lower resistance material such as metal, an additional step is needed in each of film formation process and photo etching process, thereby reducing reliability and decreasing the yield rate. However, because the number of steps of the present invention is the same as that of the prior art, these can be avoided.

Therefore, according to the present invention, without incurring reduction in reliability and decrease in the yield rate, an active matrix substrate can have larger size, higher definition, and higher image quality due to higher aperture ratio.

# 4. Brief Description of the Drawings

5

10

20

FIG. 1 is a top view of an embodiment of the present invention. FIG. 2 is a cross-sectional view along the line AA' in FIG. 1. FIG. 3(a) is a top view of one example of a conventional active matrix substrate, and FIG. 3(b) is a cross-sectional view along the line BB'. FIGS. 4(a)-(d) and 4(a')-(d') show a manufacturing process of the prior art, and FIGS. 4(a)-(d) are top views and FIGS. 4(a')-(d') are cross-sectional views. FIGS. 5(a)-(d) and 5(a')-(d') show a manufacturing process of an embodiment of the present invention, and FIGS. 5(a)-(d) are top views and FIGS. 5(a')-(d') are cross-sectional views. FIGS. 6(a)-(c) are top views showing a manufacturing process of an embodiment.

25 101, 201, 301, 401, 501, and 601: gate wiring

102, 202, 302, 402, 502, and 602: source wiring

103, 203, 503, and 603: bridge wiring

104, 404, 504, and 604: pixel electrode

105, 405, 505, and 605: channel region

30 106, 406, 506, and 606: source region

# English Translation of JPH01-101519

107, 407, 507, and 607: drain region

108, 408, 508, and 608: contact holes

209, 309, 409, and 509: gate insulating film

210, 310, 410, and 510: insulating film between source wiring and gate wiring

5 211, 311, 411, and 511: base insulating film

412, 312, 412, and 512: insulating substrate

613: wiring connecting source region and source wiring

Applicant for a Patent: Seiko Epson Corporation

10 Agent: Patent Attorney Tsutomu MOGAMI (and another)

## Written Amendment (Formalities)

February 18, 1988

To Commissioner of the Japan Patent Office, Mr. Kunio Ogawa

1. Indication of the Case

Showa 62 (1987), Patent Application No. 258854

2. Title of the Invention

5

## **ACTIVE MATRIX SUBSTRATE**

3. Person in charge of Amendment

Relationship with the Case: Patent Applicant

10 (236) Seiko Epson Corporation

President, Tsuneya NAKAMURA,

2-4-1 Nishi-Shinjuku, Shinjuku-ku, Tokyo, Japan

4. Agent

Patent Attorney, (4664) Tsutomu MOGAMI (and another)

15 Mogami Patent Law Firm, c/o Hattori Seiko Co., Ltd.

2-6-21, Kyobasi, Chuo-ku, Tokyo, 104 Japan

Tel: 563-2111 Ext.: 631-635 Person in charge: Hayashi

5. Date of Order of Amendment

January 26, 1988

20 6. Object of Amendment

Specification (Brief Description of the Drawings)

Drawings (FIGS. 4-5)

# 7. Contents of Amendment

As per enclosure.

5

# Written Amendment

1. Amend from "FIGS. 4" on page 10, line 12 through "are cross-sectional views." in the last line of the specification as follows:

"FIGS. 4(a)-(h) show a manufacturing process of the prior art, and FIGS. 4(a), (c), (e), and (g) are top views and FIGS. 4(b), (d), (f), and (h) are cross-sectional views. FIGS. 5(a)-(h) show a manufacturing process of the Embodiment 1 of the present invention, and FIGS. 5(a), (c), (e), and (g) are top views and FIGS. 5(b), (d), and (f) are cross-sectional views."

2. FIGS. 4-5 are amended as in another sheet.

15

10

Patent Attorney Tsutomu MOGAMI (and another)

Family list

3 family member for: JP1101519

Derived from 1 application

1 ACTIVE MATRIX SUBSTRATE

Inventor: ISHIGURO HIDETO

Applicant: SEIKO EPSON CORP

EC:

IPC: G02F1/136; G02F1/133; G02F1/1343 (+8

**Publication info: JP1101519 A** - 1989-04-19

JP2117431C C - 1996-12-06 JP8012354B B - 1996-02-07

Data supplied from the esp@cenet database - Worldwide

#### ⑲ 日本国特許庁(JP)

⑩特許出願公開

### ⑩ 公 開 特 許 公 報 (A)

平1-101519

@Int\_Cl.4

識別記号

庁内整理番号

❸公開 平成1年(1989)4月19日

G 02 F 1/133

327

7370-2H

審査請求 未請求 発明の数 1 (全7頁)

の発明の名称 7<br/>
の

アクテイブマトリクス基板

②特 頤 昭62-258854

@出 願 昭62(1987)10月14日

⑫発 明 者 石 黒

英人

長野県諏訪市大和3丁目3番5号 セイコーエプソン株式

会社内

⑪出 願 人 セイコーエプソン株式

東京都新宿区西新宿2丁目4番1号

会社

砂代 理 人 弁理士 最 上 務 外1名

明 経 書

1. 強明の名称

アクティブマトリクス最板

#### 2. 特許請求の範囲

(2) 前記ソース配線と同じ材質で同時に形成された一部のゲート配線、前記一部のゲート配線、前記一部のゲート配線を結合させる嫌に前記距素電極と同じ材質で同時に形成された架構配線を具備することを特徴とする特許請求の範囲第1項に記載のアクティブマトリクス 基板。

3. 発明の詳糊な説明

(産業上の利用分野)

本強明は、アクティブマトリクス方式の液晶ディスプレイやエレクトロクロミックディスプレイ 労に用いられるアクティブマトリクス 孫板に関する。

(従来の技術)

従来のアクティブマトリクス基板は、例えば、 JAPAN DISPLAY 86の196~1 99ペータに見られる機に、配線材料としてIT O、不統物を含む多結晶シリコン等が用いられている。

第3図(a)は、従来のアクティブマトリクス 基板の上視図であり、第3図(b)は前紀第3図 (a)のBB'における断面図である。又、従来 のアクティブマトリクス番板の製造工程の一部の 上視図を第4図(a)~(d)に、断面図を第4 図(a')~(d')に示した。

(a)、(a') は下地絶縁線411上に球膜

#### 特開平1-101519(2)

以上の工程を見れば明らかな様に、従来のアクティブマトリクス 基板の 配線方法では、2回の配線用の環膜の形成と2回のフォトエッチング工程な必要である。

(強明が解決しようとする問題点)

前記の、従来の配線材料である1TO等は、そ

の 比 抵 抗 が 3 0 0 0 x 2 0 c と 大 き く 、 信 号 遅 延 が の の 級 点 が ら 、 犯 数 材料 と し て 用 い る こ と が で き る の の は 、 約 1 0 c を 改 で の の の は 、 約 1 0 c を 改 で の の の の の は で か る こ と が で き る の の は 、 約 1 0 0 た で で め る 。 し た が っ で 上 犯 以 上 の 函 面 す す 本 を 更 級 が 不 可 欠 と な る 。 し か が な と 低 な の 配 級 が 料 は と る に な な る 。 し か で と な な る 。 し か で と な な る 。 し か で と な な る 。 し か な な な る と 、 ツ ー ス 配 級 が 料 と 面 素 電 極 の 材 料 が 変 異な る た め に 、 環 終 形 成 と フ ォ ト エ ッ チ ン グ の 面 数 な る た め に る た め に な な な な な か に 復 雑 な ら の に す る 。

本祭明は、この様な問題点を解決するもので、その目的とするところは、より大型で信頼性の高いアクティブマトリクス基度を提供することにある。

(問題点を解決するための手段).

は、前紀ゲート配線と同じ材質で同時に形成された一部のソース配線、前紀一部のソース配線を結合させる様に前紀囲景で優と同じ材質で同時に形成された架桶配線を異備するか、又は前紀ソース配線と同じ材質で同時に形成された一部のゲート配線、前紀ゲート配線を結合させる様に前紀囲光環境と同じ材質で同時に形成された架桶配線を具備することを特徴とする。

(実施例)

、以下、本発明について、実施例に基づき詳細に 説明する。

sk # 68 1

第1回は本発明によるアクティブマトリクス基板の一例の上視図である。103の架橋配線により、ソース配線102とケート配線101の交換部を架橋しているのが特徴である。第2回に第1回のAA/における断面図を示した。

本発明の、実施例を第5図の、上視図( a )~ (d )、断面図( a ′ )~( d ′ )を用いて、工 程版に、さらに詳しく説明する。まず、( a )、 次に、(b)、(b')に示す様にアルミュウム、モリブデン、タングステン、タンタル、ニオブ、チタンおよびその硅化物、各種合金、超電母物質等の低抵抗材料を用いて1000よ~700 0人程度の薄膜を新定の形状に形成し、ゲート配線501およびソース配線502とする。ここで 注目すべきことは、 該ゲート 配線と該ソース配線の交差部においては、ソース 配線が形成されていないことである。この構造を採用することによって、ゲート 配線とソース配線の大部分を調時に形成することが可能となる。

次に(c)、(c′)に示されるようにソース記録とゲート記録を絶録する絶録能と輝度トランジスクを保護するパッシベーション数をかねた二酸化硅素、窒化硅器等からなる絶録数510を3000人~10000人程度形成し、図に示した微に所定の形状にコンククトホール508を形成する。

次に(d)、(d')に示される様にITO跤を所定の形状に形成し、腫素透明電極504、および咳ゲート配線とソース配線の交差部においてソース配線を架橋する503の架橋配線を得る。又、この工程によりソース配線501とソース領域506、腫素電低504とドレイン領域507のコンクリトがとられる。

以上の工程を経て、本発明によるアクティブマ

トリクスの1例が製造される。

実施例2

前実施例では、ソース配線を架構したが、ゲート配線を、架橋することも可能であり、 第6四(a)~(c)に示した。

#### (発明の効果)

以上に述べたように本発明によれば、従来より 工程数をまったく増やすことなく、ゲート配線、 ソース配線の低版抗化が可能となる。これにより

以下のような効果が得られる。

a. ゲート配線の低抵抗化により、薄膜トランシスクのスイッチング時間を短縮できるため、画 素数を増やすことができ、画面の大型化が可能と なる。

b. ソース配線の低低抗化により、調素に対す る書き込み時間を短縮できるため、 a と同様な効果がある。

c. 密線を細くすることが可能となるために、ゲート 配線とソース 配線の 陽の容量 での寄生容量 はトランジスタのスイッチング 速度を低下させる原因の 1 つであるため、本発明によって該寄生容量を小さくすることが可能となり、その結果 a と同様な効果がある。

d. 配額を細くすることが可能となるために、 簡素の閉口率を大きくすることができ、より明る い画像が得られる。

e. 単純に配数を金頭等の、低抵抗材料にすると、販形成工程、フォトエッチング工程が、それ


でれ1回増え、信頼性および非留りの低下を招くが、本類明の工程数は従来の技術の工程数とかわりないため、これを回避することが可能である。 したがって本発明によれば、信頼性および少留りの低下を招くことなく、アクティブマトリクス 基板の大型化および高精細化、高閉口率化による

#### 4. 図面の簡単な説明


高調像品質化が可能となる。

entropy of the state of the sta

#### 特開平1-101519(4)





第1图





第2四


# 特開平1-101519(5)















第3图

第十四










(h) 404

第5图







## 手統補正數(方式)

昭和63年2月18日

特許庁長官 小 川 邦 夫 蹬

1. 事件の表示

昭和62年 第258854号

2. 発明の名称

アクティブマトリクス基板



3. 捕正する者

事件との関係 出職人 東京都新宿区西新宿2丁目4番1号 (236) セイコーエブソン株式会社 代表取締役 中村恒也

4. 代 理 人

〒104 東京都中央区京機2丁目6番21号 株式会社 服部セイコー内 最上特許事務所 (4664)弁理士 版 上 務 (他!名) 連絡先 563-2111 内線 631~635 担当 林

5、補正命令の日付

昭和63年 1月26日

6. 捕正の対象

明 細 書 (図面の簡単な説明)

図 面 (第4図、第5図)

7. 補正の内容

別紙の通り



若し図

1. 明編書第10頁第12行目、「第4図」から版 終行「である。」を以下の如く補正する。

「第4図(a)~(h)は従来例の製造工程を示 したもので (a)、 (c)、 (e)、 (g) は上規 図、(b)、(d)、(f)、(h)は糖頭図であ る。第5図(a)~(h)は、本発明の実施例1の 製造工程を示したもので(a)、(c)、(e)、 (g) は上視図(b)、(d)、(!)は断節図で ある。」

2. 第4回、第5回を別紙の如く補正する。